Device Overview

General Description

The ADM3-00001PD is a high-gain, broadband 3-stage amplifier capable of providing +21 dBm output power up to 18 GHz. This amplifier features a flat group delay, fast rise time response, and low noise figure. This product is an unprotected amplifier module intended for lab use.

Photo of ADM3-00001PD

Features

  • +23 dBm output power
  • +37 dB gain
  • Flat group delay response

Applications

  • Test and Measurement Equipment
  • LO Driver Amplifier

Functional Block Diagram

Block Diagram

Part Ordering Options

Part NumberDescriptionPackageConnectorsGreen StatusProduct LifecycleExport Classification
ADM3-00001PD300 kHz – 18 GHz Broadband High-Gain AmplifierPDStandard

REACH

RoHS

ReleasedEAR99

Table Of Contents

Revision History

Revision CodeRevision DateComment
-2022-12-01Datasheet Initial Release

Rev: - | Copyright © 2022 Marki Microwave LLC.

2

Port Configuration and Functions

Port Diagram

A port diagram of the ADM3-00001PD is shown below.

Diagram of the port configuration for ADM3-00001PD

Rev: - | Copyright © 2022 Marki Microwave LLC.

3

Port Functions

PortFunctionConnector TypeDescriptionDC Equivalent
Circuit
GNDGround -A single or both GND lugs must be connected to a DC/RF ground potential with high thermal and electrical conductivity. Ensure that the ground voltage is a common reference potential to all DC power supplies. Equivalent circuit for the Ground
P1, P2Vd1, Vd2 -P1 and P2 are the positive DC voltage supply pins for the drains on the 1st and 2nd stage amplifiers, recommended +5V. Vg1/Vg2 must be applied to P4/P5 prior to application of Vd1/Vd2 on P1/P2!Equivalent circuit for the Vd1, Vd2
P3Vd3 -P3 is the positive DC voltage supply pin for the drain on the 3rd stage amplifier, recommended +7V. Vg3 must be applied to P6 prior to application of Vd3 on P3!Equivalent circuit for the Vd3
P4, P5Vg1, Vg2 -P4 and P5 are the negative DC voltage bias pins for the gates on 1st and 2nd stage amplifiers, recommended 0V. Must be applied prior to application of Vd1/Vd2 on P1/P2!Equivalent circuit for the Vg1, Vg2
P6Vg3 -P6 is the negative DC voltage bias pin for the gate on the 3rd stage amplifier, recommended -0.3V. Must be applied prior to application of Vd3 on P3!Equivalent circuit for the Vg3
RF InRF Input 2.92FThe RF input port of the amplifier is matched to 50Ω and has built-in DC blocking capacitors.Equivalent circuit for the RF Input
RF OutRF Output 2.92MThe RF output port of the amplifier is matched to 50Ω and has built-in DC blocking capacitors. Equivalent circuit for the RF Output

Rev: - | Copyright © 2022 Marki Microwave LLC.

4

Specifications

Absolute Maximum Ratings

The Absolute Maximum Ratings indicate limits beyond which damage may occur to the device. If these limits are exceeded, the device may become inoperable or have a reduced lifetime. Reliability limits are individual, instantaneous catastrophic limits only. Functional operation limits are indicated below. Operation of the device at multiple absolute maximum limits or for extended periods at a single limit can cause degradation and damage to the device.

ParameterMaximum RatingUnit
Maximum Operating Temperature 55°C
Maximum Storage Temperature 125°C
Minimum Operating Temperature -40°C
Minimum Storage Temperature -55°C
P1 & P2 Drain Supply Voltage (Vd1, Vd2) 7V
P1 & P2 Positive Bias Current (Id1, Id2) 150mA
P3 Drain Supply Voltage (Vd3) 8V
P3 Positive Bias Current (Id3) 230mA
P4 & P5 Gate Bias Voltage (Vg1, Vg2) 0V
P4, P5, P6 Gate Bias Current (Ig1, Ig2, Ig3) 0.5mA
P6 Gate Bias Voltage (Vg3) 0V
RF Input Power -5dBm
θJC, Junction to Ambient Thermal Resistance 10ºC/W

Package Information

ParameterDetailsRating
WeightPackage name: PD41g
Dimensions-33.02 x 38.10 mm

The Recommended Operating Conditions indicate the limits, inside which the device should be operated, to guarantee the performance given in Electrical Specifications.

ParameterMinNominalMaxUnit
Ambient Temperature -402555°C
Power Supply DC Voltage (Vd1, Vd2) 356.5V
Power Supply DC Current (Id1, Id2) 1-120140mA
Power Supply DC Voltage (Vd3) 377.5V
Gate DC Voltage (Vg1, Vg2) -0.5-0.30V
Gate DC Voltage (Vg3) -0.5-0.30V
Gate DC Current (Ig3) -00.1mA
Input Power for Saturation --10-5.5dBm
Power Supply DC Current (Id3) -100220mA
Gate DC Current (Ig1, Ig2) -00.1mA

[1] Recommended operating current conditions without RF input applied.

Rev: - | Copyright © 2022 Marki Microwave LLC.

5

Electrical Specifications

Electrical specifications apply at Vd1=Vd2=5V, Vd3=7V, Vg1=Vg2=0V, Vg3=-0.3V in a 50Ω system at TA=+25° unless otherwise specified. Min and Max limits apply only to our connectorized units and are guaranteed at TA=+25°C

ParameterTest ConditionsMinimum
Frequency
(GHz)
Maximum
Frequency
(GHz)
MinTypMaxUnit
Input IP3 Characterization Bias, Pin = -40 dBm per tone, 10 MHz tone spacing
0.0003 18--6-dBm
Input Power for Saturation Characterization Bias
0.0003 18--10-dBm
Input Return Loss Vd1, Vd2 = 5V
Vd3 = 7 V
Vg1, Vg2 = 0V
Vg3 = -0.3 V
Pin = -40 dBm
0.0003 18-15-dB
Noise Figure Vd1, Vd2 = 5V
Vd3 = 7 V
Vg1, Vg2 = 0V
Vg3 = -0.3 V
Pin = -40 dBm
0.0003 18-5-dB
Output IP3 Characterization Bias, Pin = -40 dBm per tone, 10 MHz tone spacing
0.0003 18-31-dBm
Output P1dB Characterization Bias
0.0003 18-19.5-dBm
Output Return Loss Vd1, Vd2 = 5V
Vd3 = 7 V
Vg1, Vg2 = 0V
Vg3 = -0.3 V
Pin = -40 dBm
0.0003 18-23-dB
Reverse Isolation Vd1, Vd2 = 5V
Vd3 = 7 V
Vg1, Vg2 = 0V
Vg3 = -0.3 V
Pin = -40 dBm
0.0003 18-75-dB
Rise Time Characterization Bias, 10 MHz, 0.15Vpp square wave input
0.0003 18-44-ps
Saturated Output Power Characterization Bias, Pin = -5 dBm
0.0003 181823-dBm
Small Signal Gain Vd1, Vd2 = 5V
Vd3 = 7 V
Vg1, Vg2 = 0V
Vg3 = -0.3 V
Pin = -40 dBm
0.0003 183237-dB

Rev: - | Copyright © 2022 Marki Microwave LLC.

6

Typical Performance Plots

Typical performance is characterized Vd1=Vd2=5V, Vd3=7V, Vg1=Vg2=0V, Vg3=-0.3V in a 50Ω system at TA=+25°C.

Small Signal Gain (dB) graph for ADM3-00001PD
Small Signal Gain (dB) graph for ADM3-00001PD
Return Loss (dB) graph for ADM3-00001PD
Reverse Isolation (dB) graph for ADM3-00001PD
Saturated Output Power (dBm) graph for ADM3-00001PD
Output Compression Curves (dBm) graph for ADM3-00001PD

Rev: - | Copyright © 2022 Marki Microwave LLC.

7

Input IP3 (dBm) graph for ADM3-00001PD
Output IP3 (dBm) graph for ADM3-00001PD
Noise Figure (dB) graph for ADM3-00001PD
Noise Figure (dB) graph for ADM3-00001PD
Band 1 Group Delay (ps) graph for ADM3-00001PD

Rev: - | Copyright © 2022 Marki Microwave LLC.

8

Time Domain Plots

Typical performance is characterized at Vd1=Vd2=5V, Vd3=7V, Vg1=Vg2=0V, Vg3=-0.3V in a 50Ω system at TA=+25°C.

10 MHz Square Wave Input (V) vs Time graph for ADM3-00001PD
10 MHz Square Wave Input (V) vs Time graph for ADM3-00001PD
Output Waveform vs Time for 10 MHz Square Wave Input graph for ADM3-00001PD
Output Waveform vs Time for 10 MHz Square Wave Input graph for ADM3-00001PD

Rev: - | Copyright © 2022 Marki Microwave LLC.

9

Mechanical Data

Outline Drawing

Download : Outline 3D Drawing Outline 3D STP

Outline Drawing

Package Notes:

1) All measurements are typical.

2) Ground lug and bias pins are solderable.

Rev: - | Copyright © 2022 Marki Microwave LLC.

10