


AMM-7473PSM

0.4 - 27 GHz Surface Mount Amplifier

DEVICE OVERVIEW

General Description

The AMM-7473PSM is a high-linearity, low noise distributed amplifier that can provide +25 dBm output power across its 400 MHz to 27 GHz band and features excellent gain flatness. The AMM-7473PSM can serve either as a linear signal amplifier, or as a saturated driver amplifier for H- or S-diode mixers. Additionally, the AMM-7473PSM incorporates an internal choke inductor which eliminates the need for an external bias tee.



[Download s-parameters here](#)


Features

- +25 dBm output power
- 17 dB gain
- Gain flatness
- No external bias tee required

Applications

- Mobile test and measurement equipment
- Radar and satellite communications
- Driver Amplifier for H and S - Diode Mixers

Functional Block Diagram



Part Ordering Options

Part Number	Description	Package	Green Status	Product Lifecycle	Export Classification
AMM-7473PSM	0.4 - 27 GHz Surface Mount Amplifier	QFN	REACH RoHS	Released	EAR99
EVB-AMM-7473P	Evaluation Board, 0.4 - 27 GHz Surface Mount Amplifier	EVB	REACH RoHS	Released	EAR99

Table Of Contents

- **Device Overview**
 - General Description
 - Features
 - Applications
 - Functional Block Diagram
- **Port Configuration and Functions**
 - Port Diagram
 - Port Functions
- **Revision History**
- **Specifications**
 - Absolute Maximum Ratings
 - Fit and MTTF Table
 - Package Information
 - Sequencing Requirements
 - Electrical Specifications
 - Typical Performance Plots
- **Operation**
 - Application Circuit
 - Application Circuit Description
- **Mechanical Data**
 - Outline Drawing
- **Footprint Image**
- **Evaluation Board**
 - Evaluation Board Outline Drawing


Revision History

Revision Code	Revision Date	Comment
-	2022-08-01	Initial Release
A	2025-02-27	Included ESD rating
B	2026-02-13	MTTF Table Added.









Port Configuration and Functions

Port Diagram

A port diagram of the AMM-7473PSM QFN package is shown below (X-ray view from the top).



Port Functions

Port	Function	Description	DC Equivalent Circuit
10	Vg	Pin 10 provides a required negative bias which controls the power supply currents to the amplifier. More negative voltages decrease supply current. Apply gate bias voltage Vg before applying drain power supply.	
11	CAP 3	Pin 11 is connected to internal bias circuitry and should be AC grounded through an off-chip bypass capacitor. The value should be at least 100 nF. This pin should not be directly connected to ground.	
1,3, 5-8, 12-15, 17-22, 24, Paddle	Ground	These pins should be connected to ground. Package ground paddle must be connected to a DC/RF ground potential with high thermal and electrical conductivity.	
16	RF Output	Pin 16 is the RF Output port of the amplifier. It is DC coupled, and RF matched to 50 Ω. An external DC blocking capacitor is required.	
2	Cap 1	Pin 2 allows the user to attach additional off chip bypass capacitance to provide adequate low frequency AC grounding termination to the input matching network. The value should be at least 100 nF.	
23	Vd	Pin 23 provides the main power supply for the amplifier. Apply gate bias voltage Vg before applying drain power supply.	
4	RF Input	Pin 4 is the RF Input port of the amplifier die. It is internally DC blocked and RF matched to 50 Ω. RF input pad is GSG with 150 μm pitch.	
9	Cap 2	Pin 9 is connected to internal bias circuitry and should be AC grounded through an off-chip bypass capacitor. The value should be at least 100 nF. This pin should not be directly connected to ground.	

Specifications

Absolute Maximum Ratings

The Absolute Maximum Ratings indicate limits beyond which damage may occur to the device. If any one of these limits are exceeded, the device may become inoperable or have a reduced lifetime.

Parameter	Maximum Rating	Unit
Drain Current (RF Applied)	550	mA
Drain Supply Voltage (Vd)	10	V
Gate Voltage (Vg)	0.5	V
Maximum Operating Temperature for MTTF > 1E6 hours	85	°C
Maximum Storage Temperature	150	°C
Max Junction Temperature for MTTF > 1E6 Hours	175	°C
Max Power Dissipation for MTTF of 1E6 hours at 85°C Baseplate Temperature	3.9	W
Minimum Operating Temperature for MTTF > 1E6 hours	-55	°C
Minimum Storage Temperature	-65	°C
RF Input Power	18	dBm
θ_{Jc} , Junction to Case Thermal Resistance	23	°C/W

FIT and MTTF Table

T (°C)	λ (TIF)	MTTF (hr)	MTTF (yr)
105	2,441.45	4.10E+05	47
85	310.48	3.22E+06	368
55	8.79	1.14E+08	12,992
25	0.12	8.24E+09	941,063

Package Information

Parameter	Details	Rating
ESD	125 to < 250 Volts	HBM Class 0B
Weight	Package name: QFN	0.05g
Dimensions	-	4 x 4 mm
Moisture Sensitivity Level	-	MSL 1

Sequencing Requirements

Turn-on Procedure if required biases are unknown:

1. Apply -1 V to Vg.
2. Apply desired Vd.
3. Increase Vg voltage towards -0.5 V until Id = 150 mA.
4. Apply RF input power.

Turn-on Procedure if required biases are known:

1. Apply desired Vg (previously determined to produce 150 mA Idq).
2. Apply desired Vd.
3. Apply RF input power.

Turn-off Procedure:









1. Turn off RF input power.
2. Turn off Vd.
3. Turn off Vg.

Electrical Specifications


Unless otherwise specified, electrical specifications apply at TA=+25°C, Vd = 7 V, Idq=150 mA (where Idq is the drain current with no RF applied), Vg set as required to achieve Idq = 150 mA in a 50 Ω system.

Parameter	Test Conditions	Minimum Frequency (GHz)	Maximum Frequency (GHz)	Min	Typ	Max	Unit
Output P1dB	Vd = 7 V, Vg set to achieve Idq = 150 mA	0.4	20	-	22	-	dBm
Current Consumption	Vd = 7 V, Vg = -0.65 V, no RF input applied	-	-	-	150	-	mA
Input IP3	Vd = 7 V, Vg set to achieve Idq = 150 mA, Pin = -15 dBm per tone, 10 MHz tone spacing	0.4	27	-	18	-	dBm
Input Power for Saturation	Vd = 7 V, Vg set to achieve Idq = 150 mA	0.4	27	-	11	-	dBm
Input Return Loss	Vd = 7 V, Vg set to achieve Idq = 150 mA, Pin = -20 dBm	0.4	27	8	-	-	dB
Noise Figure	Vd = 7 V, Vg set to achieve Idq = 150 mA, Pin = -20 dBm	2	5	-	2.9	-	dB
Noise Figure	Vd = 7 V, Vg set to achieve Idq = 150 mA, Pin = -20 dBm	15	27	-	3.6	-	dB
Noise Figure	Vd = 7 V, Vg set to achieve Idq = 150 mA, Pin = -20 dBm	5	15	-	1.8	-	dB
Output IP3	Vd = 7 V, Vg set to achieve Idq = 150 mA, Pin = -15 dBm per tone, 10 MHz tone spacing	0.4	27	-	34	-	dBm
Output Return Loss	Vd = 7 V, Vg set to achieve Idq = 150 mA, Pin = -20 dBm	0.4	27	8	-	-	dB
Reverse Isolation	Vd = 7 V, Vg set to achieve Idq = 150 mA, Pin = -20 dBm	0.4	27	-	40	-	dB
Saturated Output Power	Vd = 7 V, Vg set to achieve Idq = 150 mA, Pin = +15 dBm	0.4	27	23	25	-	dBm
Small Signal Gain	Vd = 7 V, Vg set to achieve Idq = 150 mA, Pin = -20 dBm	0.4	20	14	17	-	dB


Typical Performance Plots




Input Return Loss (dB) vs. Frequency, over Bias




Reverse Isolation (dB) vs. Frequency, over Bias




I_d (mA) vs. P_{in} and Frequency ($V_d=7V$, $I_{dq}=150mA$)



I_d (mA) vs. Input Power and Frequency ($V_d=5V$, $I_{dq}=150mA$)



Application Circuit



Application Circuit Description

Bypassing Circuitry

The bypass capacitors on Cap1,2 and 3 (pins 2, 9 and 11) provide an AC ground to internal circuits on the chip. To prevent disruption of the internal biasing circuits or outright damage to the chip, these pins should not be DC coupled to ground. The value should be at least 100 nF to provide adequate AC grounding. Additional 100 nF bypass capacitors should be added to the Vd and Vg lines to stabilize the amplifier and prevent power supply feedback to other parts on the board. A 10 Ω series resistor on the Vg line is also preferred to ensure stable operation across all potential operating conditions. It is recommended to use a broadband capacitor on the RF Out pin to minimize high frequency insertion loss. For more detailed information or specific use recommendations, contact support@markimicrowave.com.

Power Supply and Biasing Circuitry


An internal choke inductor eliminates the need for an external bias tee at the RF Output Port. The main power supply is provided through Vd (pin 23). The power supply should be designed to provide a low noise, constant voltage supply with between 150 and 450 mA. For linear signal operation the current should remain fixed at 150 mA. For saturated LO driver operation the current consumption will increase and depend on operating conditions including input power, frequency, temperature, and bias/power supply voltages. Current should be limited to 450 mA by reducing Vg (more negative) or Vd.

The network attached to the Vg pin should have an impedance of not more than 500 Ω . The current leaving the Vg pin will vary with RF input drive level and can reach up to 1 mA when the amplifier is being used as an LO driver. This could cause an unintended increase in Vg (less negative) if the Vg pin is being supplied by a high impedance network.

Mechanical Data


Outline Drawing

Download : [Outline 2D Drawing](#) | [Outline 3D Drawing](#) | [Outline 3D STP](#)




Notes (unless otherwise specified):

1. Substrate material is LCP.
2. I/O Leads and Die Paddle is (from base to finish):
 Ni: 0.5um MIN
 Pd: 0.02um MIN
 Au: 0.05um MAX
3. All unconnected pins should be connected to PCB RF ground.



Evaluation Board - Outline Drawing



DISCLAIMER

MARKI MICROWAVE, LLC., ("MARKI") PROVIDES TECHNICAL SPECIFICATIONS AND DATA (INCLUDING DATASHEETS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, AND OTHER INFORMATION AND RESOURCES "AS IS" AND WITH ALL FAULTS. MARKI DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT.

These resources are intended for developers skilled in the art designing with Marki products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards and other requirements. Marki makes no guarantee regarding the suitability of its products for any particular purpose, nor does Marki assume any liability whatsoever arising out of your use or application of any Marki product.

Marki grants you permission to use these resources only for development of an application that uses Marki products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Marki intellectual property or to any third-party intellectual property. Marki reserves the right to make changes to the product(s) or information contained herein without notice.

MARKI MICROWAVE and T3 MIXER are trademarks or registered trademarks of Marki Microwave, LLC. All other trademarks used are the property of their respective owners.

© 2022, 2025 - 2026, Marki Microwave, LLC